In this paper, we present an application-oriented investigation of parasitic limitation on the large signal performance of VCSELs when multilevel modulation is applied. VCSELs with different damping are taken into consideration. The parasitic parameters are extracted by fitting the measured S 11 data toward a frequency of 40 GHz. In the large signal analysis, four-level pulse amplitude modulation (PAM-4) signaling is embedded into the tool of VCSEL integrated spatio-temporal advanced simulator (VISTAS) and analyzed with extracted parameters. The transmitter and dispersion eye closure quaternary (TDECQ) of the 50-Gb/s PAM-4 signals from VCSEL model is evaluated to understand the relationship between parasitic parameters and signal quality. It is found that the over-damped VCSEL would benefit from larger parasitic bandwidth for PAM-4 modulation while the under-damped VCSEL with moderate parasitic bandwidth would present the best large signal response for PAM-4 modulation. The results indicate that for multilevel modulation, the parasitic parameters need to be carefully designed according to the VCSEL intrinsic parameters to achieve better large signal performance. By co-optimizing the key parasitic parameters, the parasitic circuit design criteria for each type of VCSEL are provided to obtain the best large signal performance under multilevel modulation. The results could provide a designing guidance for VCSELs aiming at multilevel modulation applications.
Introduction
With the rapid development of datacenters and high performance computers, the cloud services are experiencing revolutionary development. The amount of data center traffic per year will reach 20.6 zettabytes by 2021 [1] . Therefore, the progressive advancement of interconnect speed is highly desired in order to accommodate the future data transmission capacity requirements in large-scale data centers. The dramatic growth of data rate has been the driving force for the development of optical interconnect, which has the features of high speed, low cost and low power consumption [2] . Among the optical solutions, vertical-cavity surface-emitting laser (VCSEL) and multimode fiber (MMF) based short reach optical interconnect has been the dominating technology in the intradatacenter scenarios with transmission distance less than 100 m. The increasing demand of high speed transmission requires VCSEL-MMF links to work with advanced modulation formats, among which four-level pulse amplitude modulation (PAM-4) is the most discussed one due to its low implementation cost and relatively high spectral efficiency [3] - [6] . In order to push the link data rate further to 100 Gbps/lane, the modulation characteristics of VCSEL using multilevel modulation would be a pivotal problem. For VCSEL design, besides the intrinsic parameters (e.g. photon life time, material gain, etc.), the parasitic effect is also of great significance as it would not only determine the frequency response, but also have major impacts on driving circuit design and device packaging [7] , [8] .
There are various excellent studies on the parasitic parameters of VCSELs for ultra-high-speed multimode interconnects. Most works on the parasitic analysis in the literature mainly focus on the small signal response [9] - [12] . However, the large signal response would be more straightforward for link design, so it is highly desired to determine the dependence of high speed modulation on the impedance of devices, and give the optimal parasitic design for the VCSELs under multilevel modulation applications. There are studies on the impact of VCSEL parameters on large signal response for on-off keying (OOK) modulation [13] - [16] and in [17] the authors analyzed the impact of photon lifetime on PAM-4 modulation. However, there are no studies unveiling the impact of parasitic effect of VCSELs aiming at multilevel modulation applications, e.g. In this paper, we aim to bridge the gap between the VCSEL and multimode link design, and perform an application-oriented investigation on the parasitic impact of VCSELs on the PAM-4 modulation. We extract parasitic parameters by reproducing the measured S 11 curves using a equivalent extrinsic parasitic circuit model and then investigate the impact of parasitic parameters on PAM-4 signals using VCSEL Integrated Spatio-Temporal Advanced Simulator (VISTAS) [18] , [19] . We replace the random bit signal in the original model with pseudo-random bit sequence (PRBS) signal and implant the function of PAM-4 signal analysis into the original model. The transmitter and dispersion eye closure quaternary (TDECQ) of 50-Gb/s PAM-4 signal is calculated and analyzed to predict the performance of the VCSEL from system level view. By co-optimizing the parasitic parameters, the parasitic circuit design criteria for over-and under-damped VCSEL are given to obtain the best large signal performance for multilevel modulation.
The paper is structured as follows. In Section 2, the equivalent circuit model of the VCSEL is presented and the parasitic parameters are extracted successfully by fitting the measured S 11 data with the calculated one. In the following section we present the large signal analysis using the extracted parasitic parameters. The concept of TDECQ is introduced and the impacts of parasitic parameters on the TDECQ of the PAM-4 signal for VCSEL with different damping are investigated and compared. Parasitic design criteria are given for each type of VCSEL. Finally we will give a summary of our work.
Parasitic Parameter Extraction and Intrinsic Parameter Setting

Equivalent Parasitic Circuit of VCSEL
The equivalent parasitic circuit is shown in Fig. 1 [9] , [11] , [20] , [21] . The depletion and diffusion capacitance of the active region are included in C a and the intrinsic resistance of the laser diode is included in R a [21] . R s contains the series resistance of DBR, the sheet resistance and the resistance of both p-and n-contacts [11] . Note that the parasitic parameters of the wire bonding are not taken into account. This is consistent with the test condition where the VCSEL is directly probed. The pad resistance in series with the pad capacitance is omitted since the impedance value of pad resistance is relatively small compared with the pad capacitance in small signal analysis [9] . The parasitic parameters can be extracted by fitting numerical results to measured S 11 curves. The numerical calculated S 11 can be obtained using the conversion between Z parameters and S parameters of the equivalent parasitic circuit [22] . Additionally, from the I-V curve we can extract the value of differential resistance which is the sum of the resistance R a and R s . The differential resistance values will be treated as constraints in the parameter extraction process.
Parasitic Value Extraction
The test setup of S parameters is shown in Fig. 2(a) . The measurements of the S 11 are within a frequency range of 100 MHz-40 GHz. The bias current and the RF signal are combined using a bias-T and fed to the VCSEL chip (pad pitch: 100 μm, pad width: 70 μm) through a high-speed ground-signal probe (GGB picoprobe 40A-GS-125-DP, pitch width: 125 μm). The S 11 measurements are conducted by using Agilent N5230A vector network analyzer (VNA). The output RF power is set to −10 dBm. Full one port calibration is applied to port 1 of the VNA with the assist of a calibration substrate. After calibration, the impact of the instrument, cable and the probe could be removed leaving a more precise testing data. Fig. 2(b) shows the I-V curve and the differential resistance of the VCSEL under different bias current. The differential resistance is 70 , 58.5 and 50.9 when the bias current value is 4 mA, 6 mA and 8 mA, respectively.
In the parasitic parameter extraction process, the nonlinear constrained minimization function in MATLAB is utilized to solve the optimization problem and the interior point algorithm is applied for the minimization function. The flow chart of the parasitic parameter extraction procedure is described in Fig. 2(c) . The mean-square error (MSE) between the calculated S 11 and the measured data is chosen as our target function, which is determined for the optimization. The global search algorithm is applied to find the optimum value of each circuit element. Since the resistance values and the capacitance values vary a lot in the order of magnitude, the parasitic parameters are scaled into the same order to guarantee calculation precision during the calculation of the S 11 . The initial values of the parasitic parameters are arbitrarily chosen subject to the physically reasonable conditions according to previous publications [9] , [20] .
The extracted values of each parasitic parameter are given in Table 1 . The pad capacitance is larger than that in [9] because benzocyclobutene (BCB) is not used in the VCSEL under test. It can be found that R a reduces with the increase of driving current while C a increases with the increase of driving current. The values of C p as well as R s show less variation under different driving currents. These tendencies are consistent with the results delivered in [20] . The curves of the calculated S 11 and the measured data are depicted in Fig. 3 . It can be seen that the calculated S 11 can reproduce the measured data very well. Fig. 4 shows the impact of the parasitic parameters on the parasitic bandwidth. When calculating the parasitic bandwidth, the parasitic parameters are set to 10%, 20% and 30% larger and lower than the extracted values under the bias current of 6 mA. It should be noted that when we adjust the value of one parameter, the other parameters are set to the extracted values. It can be found that the reduction of the capacitance and resistance value can help to increase the bandwidth of the VCSEL while the reduction of L leads to bandwidth degradation.
VCSEL Parasitic Bandwidth
VCSEL Intrinsic Parameter Setting
During the calculating procedure of the large signal response, VISTAS is adopted owing to the ability of large signal response analysis. This model is developed based on the basic rate equations of VCSEL and mode competition as well as spatial hole burning (SHB) are taken into consideration, which makes it suitable for simulating the VCSEL performance. However, random signal is applied in the large signal modulation and only OOK modulation is considered in the original model. We modify the model by replacing the random signal with PRBS signal, which is widely utilized in the actual test, and PAM-4 modulation is included. Meanwhile the intrinsic parameter settings in the original model are not suitable for 50-Gb/s PAM-4 operation so we adjust the VCSEL intrinsic parameters to reasonable values according to the high speed VCSEL design in the literature to support 50-Gb/s PAM-4 signal [14] , [23] , [24] . The intrinsic VCSEL model parameters are listed in Table 2 . We consider two types of VCSEL here, the over-and under-damped one. The damping of the VCSEL can be tuned by adjusting the photon lifetime via modifying the DBR reflectivity [17] . Fig. 5(a) shows the intrinsic response of these two types of VCSEL. Larger photon lifetime results in more damping on the frequency response thus the peaking at the relaxation oscillation frequency becomes lower.
To prove the accuracy of the adopted VCSEL model, we compare the calculated eye diagram of 50-Gb/s PRBS-11 PAM-4 signal with the measured one in the experiment, as shown in Fig. 5(b) . The parasitic parameters are the extracted values under bias current of 6 mA, which is kept in the following PAM-4 signal TDECQ calculation since it is a common bias current for the commercial use. It can be seen that the calculated signal can reproduce the test eye diagram satisfactorily and track signal level change of the PAM-4 signal. 
Large Signal Analysis
TDECQ of PAM-4 Signal
The main system-level signal integrity metric for PAM-4 signals is the TDECQ [25] - [27] , which can be expressed as
where C eq denotes the noise enhancement factor induced by the equalizer at the receiver end. σ G is the RMS value of the noise that brought by the transmitter and the link. σ i deal is the maximum noise that can be tolerated by an ideal signal at the given bit error rate (BER) and it can be expressed as
where O M A outer is outer optical modulation amplitude and Q t denotes the quality factor of the signal at the target BER. The main purpose of TDECQ is to describe the maximum excess noise tolerance capability of the signal with respect to the ideal signal at a given BER. In this work we only focus on the transmitter performance and do not consider the dispersion induced by the fiber. The calculation method of TDECQ can be found in [27] . The calculation process contains the estimation of the noise enhancement factor of a 5-tap T-spaced feed-forward equalizer (FFE) at the receiver side. In this work, in order to evaluate the quality of the original signal from the VCSEL, the FFE is not included and there is no pre-emphasis taken into account. Thus the noise enhancement factor is set to 1 according to [28] . When calculating TDECQ, two vertical histograms with space of 0.1 UI and window width of 0.04 UI are required to optimize the equalizer tap coefficients to reach the target BER [27] . However in this work the post-equalizer is not included so we only use one vertical histogram with window width of 0.04 UI and adjust its location to get a minimum TDECQ. The sampling noise is ignored for clarity [25] . The target BER is chosen to be 2.4 × 10 −4 (KP4 FEC threshold), with symbol error rate (SER) of 4.8 × 10 −4 using Gray coding and Q-factor of 3.414. The total time length of the calculated signal is 90 ns which corresponds to 2250 periods for 50-Gb/s PAM-4 signal to ensure the reliability of the calculated SER. The O M A outer is 1.58 mW for both over-and under-damped VCSEL and it stays identical during the calculation procedure. As for the histogram, the separation of the equally spaced optical power values are set to 0.001.
TDECQ Calculation Results
In the TDECQ analysis, we first evaluate the impact of each parasitic parameter individually to find out which parameter could have major impact on TDECQ so that this parameter should be the key parameter when optimizing the parasitic circuit. When changing one parameter, the other circuit Fig. 6 (a) and (b) reveal the impact of changing the capacitance and resistance on TDECQ of 50-Gb/s PRBS-11 PAM-4 signal of the under-damped VCSEL. As indicated in [25] , the smaller the TDECQ, the larger the tolerance to noises and impairments induced by the transmission link. One can observe from Fig. 6(a) that the TDECQ value first decreases and then increases with the reduction of capacitance value. The parasitic bandwidth shows sustained increase when the capacitance value becomes lower as shown in Fig. 4 but the quality of PAM-4 signal does not show the same tendency.
The same trend can also be observed in Fig. 6(b) . Lower resistance value leads to larger modulation bandwidth but the quality of the PAM-4 signals from the VCSEL may not be improved. As for the inductance value, it can be seen from Fig. 6(c) that the TDECQ of the calculated PAM-4 signal stays almost the same when adjusting the value of inductance, thus the inductance does not show much impact on the quality of PAM-4 signal for the under-damped VCSEL. Table 3 summarizes the largest and the lowest TDECQ value for the capacitance and the resistance values. It can be found that the variances of C p and R a show more impact on the signal quality of the PAM-4 signal than C a and R s . The bandwidth improvement induced by modifying the value of R a from 10% higher to 30% lower than the benchmarks will result in a 1.51-dBo TDECQ degradation, while this value becomes 0.49, 0.83 and 0.29 dBo when changing C a , C p and R s respectively. The evaluation results imply that the bandwidth improvements led by the capacitance and the resistance reduction would produce an inferior large signal performance for under-damped VCSEL under multilevel modulation. Therefore, the capacitance and the resistance need to be carefully designed associated with the intrinsic parameters of the under-damped VCSEL, rather than simply optimizing the impedance values to obtain a larger parasitic bandwidth. Fig. 7 shows TDECQ values of 50-Gb/s PRBS-11 PAM-4 signal of the over-damped VCSEL. For the over-damped VCSEL, the parasitic modulation bandwidth enhancements introduced by adjusting all the parasitic parameters show sustained signal quality improvement, therefore if the VCSEL intrinsic response shows over damping, one can simply make the parasitic bandwidth larger by tuning the parasitic parameters to make the VCSEL more suitable for multilevel modulation. This is different from the situation that for under-damped VCSEL, where larger parasitic bandwidth may lead to worse large signal performance. As can be seen from Fig. 7(a) and (b) , in order to reach the same TDECQ level, the variations of C p and R a are smaller than that of C a and R s , respectively. This means that it would be more effective to achieve better large signal performance for PAM-4 signals by tuning C p and R a compared with C a and R s . 
Over-Damped VCSEL:
Parasitic Parameter Co-Optimization:
As stated above, we pick out the two typical parameters, C p and R a , that influence TDECQ mostly for both type of VCSEL and co-optimize them to get an optimal parasitic circuit design for PAM-4 signal. The results are shown in Fig. 8 . The under-damped VCSEL with moderate parasitic bandwidth would show the best large signal performance for PAM-4 signal. As depicted in Fig. 8(a) , for the intrinsic parameters of under-damped VCSEL in Table 2 , when C p and R a values fall into the area between the two red dashed lines (TD E CQ < 4.5 dBo), the output PAM-4 signal can meet the link requirement for short reach MMF transmission [25] . Better large signal response can be obtained when C p and R a are designed to fall into the area between the two white dashed lines and the output PAM-4 signal would have TDECQ value less than 3 dBo. As for the over-damped VCSEL, as long as C p and R a fall into the area to the left of the red dashed line in Fig. 8(b) , the output PAM-4 signal would satisfy the requirement of MMF transmission. The TDECQ value could further be improved to a value lower than 2 dBo by pushing C p and R a to even lower values provided they are feasible.
Discussions
For the over-damped VCSEL, the reason why larger parasitic bandwidth leads to better large signal response can be intuitively understood that larger parasitic bandwidth enlarges the total frequency response of VCSEL with the peaking in the frequency response smoothed by over damping. As for the under-damped VCSEL, larger parasitic bandwidth may aggravate the signal quality of PAM-4 signal. The reason can be explained by using Fig. 9(a) . The total frequency response of VCSEL is a combination of the parasitic as well as the intrinsic response. The black solid line in Fig. 9(a) shows that the intrinsic response of under-damped VCSEL has a relaxation oscillation frequency which leads to a peak in the frequency response and would result in an overshoot in the eye diagram. In the case of OOK modulation, the overshoot induced by the transition from one signal level to the other signal level have no impact on the eye opening since there are only two signal levels. However, as for the PAM-4 modulation, the overshoot in the eyes would interfere with the neighbour eyes, leading to symbol error at the receiver. The parasitic frequency response can help to reduce the impact of the overshoot since it shows a decay at the relaxation resonance frequency of the intrinsic response of under-damped VCSEL. Provided that the bandwidth of the parasitic circuit is relatively high (blue dashed line in Fig. 9(a) ), the total frequency response would increase accordingly. However, the magnitude suppression at the relaxation resonance frequency would become smaller than the case with a smaller parasitic bandwidth. So the eye opening of the PAM-4 signals with high bandwidth may not be as large as that with a lower bandwidth.
To illustrate the counter-intuitive phenomenon for under-damped VCSELs, we show two eye diagrams of the calculated PAM-4 signals generated by the under-damped VCSELs with different 3-dB bandwidth, which is presented in Fig. 9(b) . The total frequency response of the VCSEL in our simulation is calculated by taking fast-fourier transform (FFT) of the deviation of output optical power of a small step modulation. The peak value of the frequency response is raised up as the parasitic modulation bandwidth increased by reducing the pad capacitance by 50%. The two insets in Fig. 9 embody the corresponding eye diagrams and their TDECQ values. The eye diagram in Fig. 9(b2) , generated by the higher bandwidth VCSEL, shows a larger overshoot compared with the case in Fig. 9(b1) . The overshoot would cause the eye closure and worsen the noise tolerance. Therefore, the TDECQ of the PAM-4 signals is increased to 4.22 dBo for the higher bandwidth VCSEL.
Conclusion
In this paper, we perform an application-oriented investigation of the parasitic limitation on the large signal performance of VCSELs when multilevel modulation is applied. Different type of VCSELs with different damping are considered. The parasitic parameters are extracted by reproducing the measured S 11 curves with the calculated one. The impacts of parasitic parameters on PAM-4 signals are investigated and the TDECQ values of 50-Gb/s PAM-4 signals from the VCSEL model is evaluated to predict the system performance of VCSEL. The evaluation results imply that the overdamped VCSEL would benefit from larger parasitic bandwidth while the under-damped VCSEL with moderate parasitic bandwidth would present the best large signal response for PAM-4 modulation. Thus the capacitance and the resistance need to be carefully designed in conjunction with the intrinsic parameters of the VCSEL. The parasitic circuit design criteria are given by co-optimizing the key parasitic parameters to obtain the best large signal performance for each type of VCSEL. The results could provide a designing guidance for VCSELs aiming at multilevel modulation applications.
